



UNI-SEMICONDUCTOR CO., LTD

宇力半导体有限公司




AP2045K Data Sheet

V 1.1

版权归宇力半导体有限公司


- ▼ Capable of 2.5V Gate Drive
- ▼ Small Size & Ultra_Low $R_{DS(ON)}$
- ▼ RoHS Compliant & Halogen-Free



BV_{DSS}	20V
$R_{DS(ON)}$	4.2mΩ
I_D^3	80A

Description

AP2045K series are from Advanced Power innovative design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.



Absolute Maximum Ratings@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	20	V
V_{GS}	Gate-Source Voltage	+12	V
$I_D@T_A=25^\circ\text{C}$	Drain Current, $V_{GS} @ 4.5\text{V}^3$	80	A
$I_D@T_A=70^\circ\text{C}$	Drain Current, $V_{GS} @ 4.5\text{V}^3$	65	A
I_{DM}	Pulsed Drain Current ¹	60	A
$P_D@T_A=25^\circ\text{C}$	Total Power Dissipation	3.13	W
T_{STG}	Storage Temperature Range	-55 to 150	°C
T_J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Value	Unit
R_{thj-c}	Maximum Thermal Resistance, Junction-case	5	°C/W
R_{thj-a}	Maximum Thermal Resistance, Junction-ambient ³	40	°C/W

Electrical Characteristics@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	20			V
$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=20\text{A}$	-	4.2	5.5	$\text{m}\Omega$
		$V_{\text{GS}}=2.5\text{V}, I_{\text{D}}=12\text{A}$	-	-	7	$\text{m}\Omega$
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=1\text{mA}$	0.6	-	0.9	V
g_{fs}	Forward Transconductance	$V_{\text{DS}}=5\text{V}, I_{\text{D}}=20\text{A}$	-	130	-	S
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=16\text{V}, V_{\text{GS}}=0\text{V}$	-	-	10	uA
I_{GSS}	Gate-Source Leakage	$V_{\text{GS}}=\pm 12\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Q_g	Total Gate Charge	$I_{\text{D}}=20\text{A}$	-	62	99.2	nC
Q_{gs}	Gate-Source Charge	$V_{\text{DS}}=10\text{V}$	-	4	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge	$V_{\text{GS}}=4.5\text{V}$	-	21	-	nC
$t_{\text{d}(\text{on})}$	Turn-on Delay Time	$V_{\text{DS}}=10\text{V}$	-	12	-	ns
t_r	Rise Time	$I_{\text{D}}=1\text{A}$	-	20	-	ns
$t_{\text{d}(\text{off})}$	Turn-off Delay Time	$R_{\text{G}}=3.3\Omega$	-	100	-	ns
t_f	Fall Time	$V_{\text{GS}}=5\text{V}$	-	80	-	ns
C_{iss}	Input Capacitance	$V_{\text{GS}}=0\text{V}$	-	3600	4400	pF
C_{oss}	Output Capacitance	$V_{\text{DS}}=10\text{V}$	-	500	-	pF
C_{rss}	Reverse Transfer Capacitance	f=1.0MHz	-	400	-	pF
R_g	Gate Resistance	f=1.0MHz	-	1.4	2.8	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage ²	$I_s=2.5\text{A}, V_{\text{GS}}=0\text{V}$	-	-	1.2	V
t_{rr}	Reverse Recovery Time	$I_s=20\text{A}, V_{\text{GS}}=0\text{V},$ $dI/dt=100\text{A}/\mu\text{s}$	-	43	-	ns
			-	26	-	nC

Notes:

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse test
- 3.Surface mounted on 1 in² 2oz copper pad of FR4 board, t \leq 10sec; 135°C/W when mounted on min. copper pad.
- 4.Maximum current limited by package.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics




Fig 12. Drain Current v.s. Ambient Temperature




Fig 13. Typ. Drain-Source on State
Resistance





Fig 14. Total Power Dissipation

TO-252

uniU

1. 版本记录

DATE	REV.	DESCRIPTION
2018/04/19	1.0	First Release
2021/11/12	1.1	Layout adjustment

2. 免责声明

浙江宇力微新能源科技有限公司保留对本文档的更改和解释权力，不另行通知！客户在下单前应获取我司最新版本资料，并验证相关信息是否最新和完整。量产方案需使用方自行验证并自担所有批量风险责任。未经我司授权，该文件不得私自复制和修改。产品不断提升，以追求高品质、稳定性强、可靠性高、环保、节能、高效为目标，我司将竭诚为客户提供性价比高的系统开发方案、技术支持等更优秀的服务。

版权所有 浙江宇力微新能源科技有限公司/绍兴宇力半导体有限公司

3. 联系我们

浙江宇力微新能源科技有限公司

总部地址：绍兴市越城区斗门街道袍渎路25号中节能科创园45幢4/5楼

电话：0575-85087896 (研发部)

传真：0575-88125157

E-mail: htw@uni-semic.com

无锡地址：无锡市锡山区先锋中路 6 号中国电子（无锡）数字芯城 1#综合楼 503室

电 话 : 0510-85297939

E-mail: zh@uni-semic.com

深圳地址：深圳市宝安区西乡街道南昌社区宝源路泳辉国际商务大厦410

电 话 : 0755-84510976

E-mail: htw@uni-semic.com